Abstract-This paper presents an enhanced independent pole control scheme for hybrid modular multilevel converter based on a full-bridge submodule and half-bridge submodule. A detailed analysis of the power distribution between upper and lower arms under asymmetrical dc pole voltages is presented. It is found that the fundamental ac currents in the upper and lower arms are asymmetrical. To enable operation under asymmetrical dc pole voltages, an enhanced independent pole control scheme is proposed. The controller is composed of two dc control loops, two ac control loops, and circulating current suppression control based on current injection. Six modulation indices are presented to independently control the upper and lower arms. With this controller, the dc voltage operating region is significantly extended. To ride through a pole-to-ground dc fault without bringing dc bias at the neutral point of the interface transformer, a pole-to-ground dc fault ride through strategy is proposed. The feasibility and effectiveness of the proposed control scheme are verified by simulation results using PSCAD/EMTDC. Index Terms-Asymmetrical dc pole voltage, dc pole to ground fault, dc pole to pole fault, energy balance, hybrid MMC, overhead line.
I. INTRODUCTION

I
NCREASING demand for integrating bulk onshore renewable energy over long distance has promoted researches on MMC-HVDC (modular multilevel converter based HVDC) transmission using overhead lines [1] - [3] . To deal with the frequent DC faults on overhead lines, several DC fault tolerant topologies have been proposed [3] - [6] . Although these topologies can isolate the fault current by blocking the IGBTs of the MMC, it prolongs the shutdown of the entire HVDC system and W. Lin is with the State Key Laboratory of Advanced Electromagnetic Engineering and Technology, Huazhong University of Science and Technology, Wuhan 430074, China and also with the TBEA China Xinjiang Sunoasis Company Ltd., Xi'an 710000, China (e-mail: weixinglin@foxmail.com).
L. Xu is with the Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1XW U.K. (e-mail: lie.xu@strath.ac.uk).
Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/ TPWRD.2017.2715040 loses the ability to continuously support the AC system during DC faults [7] . To ride through DC faults without blocking the IGBTs, the hybrid MMC based on full bridge sub-module (FBSM) and half bridge sub-module (HBSM) has drawn significant attention in the last few years [8] . The hybrid MMC utilizes the negative voltage output ability and has the merits of fast DC fault current clearance, flexible DC voltage manipulation, and quick system recovery. The design, operation and improved PWM modulation of hybrid MMC have been discussed in [8] - [10] . Its precharging and pole-to-pole DC fault ride through strategy were studied in [11] , and in [12] an optimal design method to determine the number of FBSM and HBSM was presented and a DC modulation index and elementary control were also introduced.
However, most of the existing literatures have mainly focused on the design, operation and control of hybrid MMC under symmetrical DC pole conditions. Limited attention has been paid to asymmetrical conditions which are common in practical applications. For the HB MMC, reference [13] analysed the behaviour of HB MMC under asymmetrical arm impedance and a differential mode controller, a common mode controller and power balance controller for each phase whereas were designed. An asymmetric control mode for HB MMC to suppress capacitor voltage ripples in low frequency low voltage motor drive applications was proposed in [14] . References [15] and [16] studied the general performance of HB MMC under asymmetrical DC pole voltages and it was reported that there would be DC bias voltage and current at the secondary side of the interface transformer, which increase the cost of insulation and manufacturing of the transformers. To enable operation under DC pole imbalance, [16] proposed a method of controlling the current injected into the star-point reactor of the interface transformer though this method interferes the third harmonic voltage injection of HB MMC leading to reduced MMC voltage margins.
Compared with the HB MMC, hybrid MMC has more control freedoms and can have better performance under asymmetrical conditions. Reference [17] studied the operation of MMC with asymmetrical arm configurations. Double-loop controllers are re-designed for the upper and lower arms separately to decouple the AC/DC voltage offset. However, the DC faults handing ability of the proposed controller was not validated. An enhanced fault ride through control for hybrid MMC was presented in [18] where an additional phase angle was introduced to balance the power between the upper and lower arms during a pole-toground (PTG) DC fault.
0885-8977 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information. The main contribution of this paper is to present a novel independent pole control scheme for hybrid MMC-HVDC system to enable continuous operation under asymmetrical DC pole voltages and DC faults. With the independent control scheme, the hybrid MMC is able to continuously operate under asymmetrical DC pole voltages and ride through PTG DC fault without bringing DC bias at the neutral point of the interface transformer. Thus, a symmetrical monopole MMC-HVDC system can be operated as a bi-pole HVDC system. This paper is organised as follows. Section II depicts the operating principle of hybrid MMC under asymmetrical DC pole voltages. Based on the analysis, Section III proposes an independent pole control scheme to independently control the upper and lower arms. To ride through the PTG DC fault, a fault ride through strategy is proposed in Section IV. The effectiveness of the proposed control is verified by simulations in Section V, and finally, conclusions are drawn in Section VI.
II. ANALYSIS OF HYBRID MMC UNDER ASYMMETRICAL DC POLE VOLTAGES
The circuit configuration of a three-phase hybrid MMC is depicted in Fig. 1 . Each converter arm has N sub-modules that are consisted of N f b FBSM and N hb HBSM. Topologies of the FBSM and HBSM are shown in Fig. 1 .
In Fig. 1 Taking phase a as an example, the phase voltage and current can be expressed as:
where V m and I m are the amplitude of the phase voltage and current. ϕ a is the angle difference between the phase voltage and current. According to [19] 
Similarly, the instantaneous power absorbed by the SM capacitors on the lower arm is
To balance the transferred power between the AC and DC systems, the integral of (3) and (4) in one fundamental cycle should be zero. Therefore, there are
Since the sum of three-phase arm currents is equal to the DC pole current, I pa0 and I na0 can be calculated as
Substituting (6) into (5) 
Considering i na − i pa = i ga , the fundamental frequency components in the upper and lower arm currents can be calculated as
The circulating current i dif f a on phase a can be therefore calculated as
(9) where i df if f 2 denotes the second order frequency component.
Comparing with operation under symmetrical condition, it can be concluded from the above analysis that: 1) the peak value of the fundamental frequency components in the upper and lower arm currents are proportional to the potential of the DC pole voltages as shown in (7); 2) there is a fundamental frequency component existing in the circulating current as shown in (9); 3) the positive and negative poles can be separately controlled if the AC and DC components in the upper and lower arm currents are independently controlled.
III. INDEPENDENT POLE CONTROL OF HYBRID MMC
A. DC Pole Voltage/Power Control
As reported in [12] and [20] , the AC output voltage of phase a can be controlled by
where m a is the AC modulation index of phase a (0 < m a ≤ 1 
where V cp dc , V cn dc are the DC components in arm voltages. The arm voltages can be re-written as
The dynamic of the upper arm current of phase a is obtained
Adding up the three upper arms of the three-phase and con-
p dc then it can be obtained from the PI controller as (15) , an inner DC current control can be designed for the positive pole as shown in Fig. 2 . Taking into account the active power transmitted to the DC positive pole, it satisfies:
Combining (16) with (15), the DC power/ pole voltage control can be implemented as an outer DC control loop, shown in Fig. 2 . Similarly, the DC power/ voltage control and inner DC current control can be designed for the negative pole. It can be concluded that, by controlling M p dc and M n dc , the independent DC pole power/ voltage control can be achieved.
B. Capacitor Energy Control
For the upper arms, the active power injected into the hybrid MMC from the AC system can be expressed as:
v gd i pd (17) where i pd is the d-axis component of i pa1 , i pb1 and i pc1 in dq rotating frame. The instantaneous power transmitted to the DC system satisfies:
where P p csm is the power absorbed by the SMs on the upper arms and can be expressed as: (19) where V p cav g is the average capacitor voltage of the 3N SMs on the upper arms.
To balance the instantaneous power between the DC and AC systems at any instant, the power absorbed by the SMs should be controlled to zero. By combining (18) and (19) , an average capacitor voltage control can be designed as the outer AC control loop which controls the average capacitor voltage to be the set value and generates the d-axis current order [12] .
Similarly, an average capacitor voltage control can be designed for the lower arms.
In Fig. 2 , V gdpu and V gqpu are the dq components of the phase voltage in per unit form. v P C C is the AC voltage at the PCC (Point of common coupling).
are the modulation indices in the dq rotating frame generated by the inner AC current control loop.
C. Circulating Current Suppression Control Based on Current Injection
To suppress the second order fundamental frequency component in the circulating currents, the circulating current suppression control (CCSC) proposed in [21] can be used. However, referring to (9), there is also an AC fundamental frequency components in the circulating current i dif f i (i = a, b, c) under asymmetrical DC pole voltages. As a result, high order harmonics will be deduced using dq transformation in the double fundamental frequency, negative sequence rotational reference frame.
To extract the second order frequency component, as seen in (9), the fundamental frequency component should be compensated. Therefore, the current injection method is re-designed for the CCSC as:
As shown in Fig. 2 , the compensated current is injected as the input of CCSC.
Since the detailed design of nearest level control (NLC) and capacitor voltage balancing control (VBC) has been reported in [1] and [12] , they will not be described further in this paper.
D. Operating Region of DC Pole Voltage
According to (5) , (10) and (11), for the upper arm of phase a, there is
To ensure successful voltage balancing of the HBSMs, (22) should be satisfied.
It can be seen from (23) that the minimum DC pole voltage is 0.5 (in pu term relative to V dcn /2) under unit power factor. To enable operation under lower DC pole voltage, a feasible approach is to insert all N f b FBSMs on each arm. Referring to (12) , the output voltage of the upper arm meets
Equation ( V dcn /2, I base = I dcn , S base = S n /2. It can be seen from Fig. 3 
In conclusion, for hybrid MMC with half FBSM and half HBSM, the operating region of DC pole voltage can be extended to −0.1∼1 pu.
IV. FAULT RIDE THROUGH OF PTG DC FAULT
As for the most severe asymmetrical condition, the dynamics of the hybrid MMC during PTG DC fault is analysed. Fig. 4 shows the circuit diagram of a two-terminal HVDC system based on the hybrid MMC. The grounding configuration of the interface transformer adopts the high resistance grounding method implemented in the Yunnan Luxi MMC-HVDC asynchronous interconnection project [23] .
Assuming the positive pole is subjected to a PTG DC fault, by using Kirchhoff's Voltage Law (KVL) and Kirchhoff's Current Law (KCL), the following equations can be derived for the upper arms of the three-phase of MMC1.
where R dc1 , R dc2 and R dc are the resistances of the overhead lines. R g 1 and R g 2 are the respective grounding resistances at MMC1 and MMC2 sides. R f is the fault resistance. i f is the fault current at the fault point. i f 1 and i f 2 are the currents flowing into the neutral point of the interface transformers at MMC1 and MMC2 sides, respectively. The subscript "1" refers to the variables at MMC1 side and the subscript "2" refers to the variables at MMC2 side. Adding up the three equations in (29) results:
For the lower arms of MMC1 and MMC2, the following equations can be derived:
Adding up (31)-(33) results,
Recalling (12) and neglecting the line resistance, (30) and (34) can be re-written as
Combining (35), (36) and (14), it can be seen that the grounding resistance provides the path for fault current and affects the dynamic response of the DC current control loop.
If the fault currents i f 1 and i f 2 are not controlled, there will be DC current flowing through the grounding devices of the interface transformers, which could bring magnetic saturation at the transformer windings and continuous heat of the grounding resistance. Thus, such current path needs to be avoided. To eliminate the fault current path for the fault currents, according to KCL, the DC current of the faulted pole (I p dc1 , I p dc2 ) needs to be controlled to be the same as the current I n dc at the un-faulted pole. For the un-faulted pole, since it is desirable to transmit half of the rated power, I n dc should be controlled at the pre-fault value.
Referring to Fig. 2 , the flags F P (F N ) are used to configure the outer of the DC control loops. F P = I corresponds to DC power control or DC voltage control whereas F P = II corresponds to PTG DC fault ride through control. During a pole-to-ground DC fault, the DC current order of the faulted pole is set to be the same as the measured current of the un-faulted pole so that no steady-state fault current will flow through the fault point and the grounding resistance at the interface transformer.
V. SIMULATION VALIDATIONS
A. The Test System
In order to verify the efficacy of the proposed controller, a 201-level two-terminal hybrid MMC-HVDC system shown in Fig. 4 is simulated in PSCAD/EMTDC. The number of FBSM per arm is 100 while the number of HBSM per arm is also 100. The simulation parameters are listed in Table I .
The 120 km overhead line is modelled using the frequency dependent model provided by PSCAD. MMC1 controls the DC pole voltages and MMC2 controls the transferred active power. To test the performance of the proposed controller, a relatively small DC limiting inductance of 50 mH is used [24] . This independent pole control method is also applicable to HVDC using star reactor with resistance grounding configuration.
B. Verification of Monopole Reduced DC Voltage Operation
To verify the independent pole control, the DC voltage order of the positive pole is set to be 0.5 pu (160 kV) during 1.3-2.4 s and 0.8 pu (256 kV) during 2.53-3.2 s (the pu unit is relative to V dcn /2 of 320 kV). The simulation results are shown in Fig. 5 . Fig. 5(a) shows the DC pole voltages of MMC1. As can be seen, the DC voltage of positive pole is well controlled at 160 kV during 1.3-2.4 s and 256 kV during 2.5-3.2 s. Whereas the negative pole voltage is controlled at the rated −320 kV during the entire process. Fig. 5(b) shows the DC modulation indices generated by the upper and lower DC current control loops. M p dc is controlled at 0.5 under steady state during 1.3-2.4 s and at 0.8 during 2.5-3.2 s, whereas M n dc is controlled at −1 under steady state. Fig. 5(a) and (b) validates the effectiveness of the two DC control loops. Fig. 5(c) shows the average capacitor voltages. At 1.2 s and 2.4 s, the active power is not equally split among the upper and lower arms due to the sudden change of DC pole voltages. As a result, there is divergence between the average capacitor voltages in the upper and lower arms. However, they are well controlled at 1 pu under steady state. Fig. 5(d) shows the AC modulation indices generated by the upper and lower AC current control loops. Despite some transients at 1.2 s, they are well controlled by the two AC control loops. Fig. 5(e) and (f) shows the output AC current and current flowing through R g 1 at MMC1 side. Although the DC voltages of the positive and negative pole are asymmetrical, no DC bias current is observed.
To verify the efficacy of the proposed CCSC, the zoomed waveforms of the arm and circulating currents during 2.3-2.4 s (V p dc = 160 kV, V n dc = −320 kV) are shown in Fig. 6 . Fig. 6(a) shows that the peak-to-peak value of the fundamental frequency component in the lower arm current (2.35 kA) is almost 2 times larger than the one in the upper arm current (1.16 kA), which verifies the analysis in (7). The circulating current I dif f shown in Fig. 6(b) is calculated as the common mode current of the upper and lower arm currents. It can be seen that there are a DC component and a fundamental frequency component existing in I dif f . After adopting the current injection method as outlined in (23), the circulating current (I dif f inj ect ) has a pure DC component.
C. Verification of Operating Region of DC Voltage
To verify the operating region of the DC pole voltage, the DC voltage order of the positive pole is ramped down from 1 pu to 0.2 pu during 1.2-1.5 s. At the same time, the reactive power order of the positive pole is gradually decreased from 0 to −0.25 pu (relative to S n ). The simulations results are shown in Fig. 7 . Fig. 7(a) shows that the DC positive and negative pole voltages can be operated stably at 64 kV and −320 kV respectively, while providing reactive power as shown in Fig. 7(b) . The upper and lower arm currents shown in Fig. 7(c) have both positive and negative values to ensure successful SM capacitor voltage balancing. This can be further noticed in Fig. 7(d) where the average capacitor voltages of the upper and lower arms are all well controlled at 1pu, and the well balanced average capacitor voltages of the FBSMs and HBSMs on the upper arm of phase a are shown in Fig. 7(e) . V cFB and V cHB are the average capacitor voltages of the 100 FBSMs and the 100 HBSMs on the upper arm of phase a, respectively. Fig. 7 validates the analysis in Section III-D and Fig. 3 , where 0.5 (in pu relative to 0.5S n ) reactive power should be provided to enable operation under 0.2 pu DC positive pole voltage.
To verify the performance under minimum DC pole voltage, the DC voltage is ramped down from 640 kV to -64 kV (−0.1 V dcn ) during 1.5-1.7 s, and the simulations results are shown in Fig. 8 . Fig. 8(a) shows that the DC positive and negative pole voltages can remain stable at −32 kV and 32 kV respectively. Fig. 8(b) and (c) shows the DC and AC modulation indices respectively, and they are well controlled by the DC and AC control loops. Both the upper and lower arm currents have negative value only as shown in Fig. 8(d) . Since the HBSMs cannot be balanced with unipolar arm current, all HBSMs should be bypassed. Fig. 8(e) shows the inserted SM number calculated by NLM (nearest level modulation). It can be seen that the minimum number is −100, i.e., all the FBSMs on each arm are negatively inserted. Fig. 8(f) shows the average capacitor voltages of the HBSMs and FBSMs on the upper arm of phase a. Since the HBSMs are bypassed, their average capacitor voltage on the upper arm of phase a (V cH B ) stays unchanged.
To further verify the performance, the DC voltage is reduced from 640 kV to −128 kV (−0.2 V dcn ) at 1.5 s. The simulations results are shown in Fig. 9 . From Fig. 9(a) and (b) , it can be seen that the DC voltage and AC current controllers become saturated. This is further evidenced from the inserted SM number shown in Fig. 9(c) , as the output of NLM is saturated at −100.
D. Response to Pole to Pole DC Fault
To test the natural response of the proposed controller during pole to pole DC faults, a permanent pole to pole fault is applied at 1.5 s. The fault point is 20 km away from the DC terminal of MMC1. Fig. 10 (a) and (b) shows the DC voltages and currents of both poles. Since the inner DC current reference is saturated at the upper limit I dclim (1.3 pu in this paper), the DC pole currents are controlled at 2.02 kA. Fig. 10(c) and (d) shows the arm currents and the fault current, and it can be seen that the arm currents are well limited with no over-current during the fault. remain balanced around the rated value except the initial overvoltage for the FBSMs during the fault due to the sudden loss of transmission power. Fig. 10(f) shows that the output AC voltage at MMC1 side has no DC bias. Fig. 11(a)-(f) shows the natural response to pole to ground DC fault where a permanent PTG DC fault is applied at the positive pole at 1.5s. Fig. 11(a) and (b) shows the DC voltages and currents of both poles. As can be seen, at the instant of DC fault, the DC voltage of negative pole is decreased to be nearly −620 kV due to the discharge of transmission line capacitors.
E. Response to Pole to Ground DC Fault Without Fault Ride Through Control
The arm currents and fault current shown in Fig. 11 (c) and (d) indicate that they are still within the safe range during transients. Fig. 11(e) shows the average capacitor voltages of the HBSMs and FBSMs on the upper arm of phase a, and they are well balanced. Fig. 11(f) shows the output AC voltage at MMC1 side. Since the fault current flows through the grounding resistance of the interface transformer, a DC bias of −380 kV is observed which increases the cost of insulation of the interface transformers. Fig. 12(a)-(f) shows the response to a permanent PTG DC fault applied at 1.5 s using the proposed fault ride through control. Fig. 12 (a) and (b) shows the DC voltages and currents of both poles. As can be seen, the DC current of the positive pole is controlled to be the same as the un-faulted pole. Therefore, the fault currents i f and i f 1 can be effectively eliminated, as shown in Fig. 12(c) and (d) . Fig. 12(e) shows that the arm currents are still within the safe range during transients. Fig. 12(f) shows the average capacitor voltages of the HBSMs and FBSMs on the upper arm of phase a, and they are well balanced. Fig. 12(g ) shows the output AC voltage at MMC1 side. Since the fault current flowing through the grounding resistance of the interface transformer is eliminated, the DC bias voltage decreases to zero quickly. Fig. 13(a)-(f) shows the response to a three-phase AC short circuit fault. The temporary AC fault is applied at 1.5s at MMC2 side and lasts for 0.1 s. On detecting the AC fault, the order of the active power reference is decreased to zero. Fig. 13(a) shows the AC voltage of AC grid 2, and Fig. 13 (b) shows the DC voltages of both poles. Because of the AC fault, the surplus power temporarily increases the DC pole voltages. The DC pole currents and arm currents shown in Fig. 13(c) and (d) indicate that there is no over-current during the AC fault.
F. Response to Pole to Ground DC Fault with Fault Ride Through Control
G. Response to Three-Phase AC Fault
The average capacitor voltages of the upper and lower arms as shown in Fig. 13(e) , are all well controlled at 1pu, and the well balanced average capacitor voltages of the 100 FBSMs and HBSMs on the upper arm of phase a are shown in Fig. 13(f) .
VI. CONCLUSION
In this paper, an enhanced independent pole control is proposed for hybrid MMC operating under asymmetric DC pole voltages. Six modulation indices including DC modulation indices (M With this enhanced independent pole control, the following attributes can be achieved. 1) The hybrid MMC is able to continuously operate under asymmetrical DC pole voltages without bringing DC bias at the neutral point of the interface transformer. 2) the DC voltage region of the hybrid MMC can be significantly extended, where a hybrid MMC based on half FBSM and half HBSM is able to operate within −0.1 ∼ 1 pu DC voltage range. Thus, the hybrid MMC has the ability to actively extinguish the fault arc like the LCC-HVDC system. 3) In case of PTG DC faults, the fault ride through control can effectively eliminate the fault current and the hybrid MMC is able to continuously operate at half of the rated power capacity. No DC bias voltage or current is present at the neutral point of the interface transformers during post-fault steady state.
The proposed control scheme enables a monopole symmetrical hybrid MMC-HVDC system to behave like a bi-pole system, thus provides an attractive approach with high robustness and system availability for applications in future HVDC systems.
